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A simple method for Cu/hydrogen silsesquioxane HSQ single damascene fabrication without the conventional chemical me-
chanical polish process was demonstrated. The 100 nm wide Cu nanowires were fabricated by electron-beam lithography and
immersion plating with plating bath CuSO4/HF. The resistivity of the Cu nanowires was 4.8–5.3  cm after annealing at 400°C
for 5 s. The Cu nanowires were transferred onto HSQ by nanoimprint at room temperature with a pressure of 2.2–3.3 MPa. The
Cu nanowires were further embedded into the HSQ film to form a Cu/HSQ damascene structure by a simple curing process at
350°C for 10 s. Furthermore, the transferred Cu nanowires were embedded farther in the HSQ film by controlling the curing
temperature and time. The topography and cross section of the transferred Cu nanowires on HSQ were examined by a scanning
electron microscope. The line-to-line leakage current conduction mechanism of the damascene Cu/HSQ interconnects was studied
at various measuring temperatures by a semiconductor parameter analyzer. The phonon-assisted hopping conduction is responsible
for the leakage current with a hopping distance of 4.1 Å and a trap level of 2.87 eV.
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report,1 planarization is still an important issue for advanced dama-
scene interconnects. Nowadays, the chemical mechanical polishing
CMP technique is widely used for planarization applications. The
common defects associated with the CMP process are corrosion,
scratches, remaining metal, peeling, residual slurry, and organic resi-
dues. It also gives rise to dielectric degradation and high tooling
cost.2,3 When new materials for conductors, barrier layers, and di-
electrics are introduced for future nanodevices, the slurry and stop
layer for the CMP process must be investigated to meet surface
planarization. Yamada et al.4 studied the influence of CMP and post-
CMP cleaning process on the electrical characteristic of Cu/silicon
oxycarbide. Time-dependent dielectric breakdown TDDB lifetimes
are negligibly dependent on rough Cu surface corrosion, but TDDB
with a crevice corrosion defect density of 1.9 cm−2 is 10 times
shorter than that of a crevice-corrosion-defect-free sample. For post-
CMP cleaning, a tetramethylammonium hydroxide-based solution,
which does not have a strong oxidized Cu dissolution ability but can
remove particles, shows a 10 times longer TDDB lifetime than that
of an organic acid cleaning solution when a barrier metal slurry with
an inhibitor other than benzotriazole is used. Meanwhile, for a low-k
dielectric, the dielectric constant of hydrogen silsesquioxane HSQ
can be adjusted to 1.5–2.2 by applying a solvent and a curing pro-
cess to the HSQ to control porosity.5 The degradation of HSQ by the
CMP process was observed by Chang et al.6 They revealed that the
dielectric constant of an HSQ film polished with a silicate-based
slurry increased from 2.8 to 3.25 and the leakage current became 10
times higher than that without undergoing the CMP process. Chang
et al.7 also reported the degradation of the dielectric characteristic of
an HSQ film by the wet stripper, developer, used in conventional
lithography to pattern a via or trench in interconnection applications.
The alkalinity in the developer causes the hydrolysis of the HSQ
film and subsequently forms the Si–OH bonds. It makes the HSQ
film easily absorb moisture. After a wet stripper processing, the
dielectric constant of the HSQ increased from 2.8 to 11 and the
leakage current became 103 times higher than that of an as-cured
HSQ film. Thus, the development of alternative planarization tech-
niques plays a very important role for the long-term solution.
As we know, the nanoimprint is one of the next-generation li-
thography techniques.1 In 2006, Schmid et al.8 demonstrated the
nanoimprint lithography for a Cu dual damascene structure. The
CMP process was used for planarization. They revealed that the
mean resistance of 48 vias with 1 m2 area and height 0.5 m is
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nanowires onto the HSQ film by the hot-embossing imprint.9 In that
paper, the Au nanowires were fabricated on crystalline Si c-Si by
electron-beam E-beam lithography and immersion plating. By tak-
ing advantage of the kinks on an amorphous Si a-Si surface to
provide nucleation sites for Au deposition during immersion plating,
smooth and continuous Au nanowires 100 nm wide were suc-
cessfully obtained.10 Furthermore, Hsu et al. transferred the Au
nanowires onto HSQ/Si by nanoimprint and applied a simple post-
curing process to form a Au/HSQ damascene structure without the
CMP process.11 So the damascene structure can be fabricated by
nanoimprint and by a simple postcuring, an alternative planarization
technique.
In this paper, a simple method for the fabrication of a Cu/HSQ
single damascene structure without the conventional complicated
CMP process was demonstrated. There are two key techniques.
First, we utilized the hot-embossing imprint to replace the conven-
tional lithography process. Second, the Cu/HSQ single damascene
structure was fabricated by a simple postcuring process, so the deg-
radation of the dielectric induced by conventional CMP, post-CMP
process, and developer was absolutely avoided. The benefits of this
process include simplicity, high throughput, and low cost. To further
investigate the line-to-line leakage current conduction mechanism of
single damascene Cu/HSQ interconnects, Cu/HSQ interconnects
with width/spacing of 100/100 nm were fabricated. The topography
and cross section of the transferred Cu nanowires on HSQ were
examined by a scanning electron microscope SEM. A conductive
atomic force microscope AFM was used to measure the resistivity
of Cu nanowires. The surface roughness of Cu nanowires and of the
Cu/HSQ single damascene structure was investigated by an AFM
operating in tapping mode. The line-to-line leakage current of single
damascene Cu/HSQ interconnects was performed by a semiconduc-
tor parameter analyzer HP-4156.
Experimental
Cu nanowires formed by immersion plating by using a-Si pat-
terned with nanotrench resist.— After RCA-cleaning the n-type
Si100 wafer, the 40/50 nm thick bilayer a-Si/Si3N4 was deposited
by low pressure chemical vapor deposition. The substrate was spin-
coated with a 230 nm thick layer that comprised an E-beam resist
DSE1010, C60, and toluene. Then, E-beam exposure at a dose of
10–14 C cm−2 Leica Weprint 200 E-beam stepper with beam
energy of 40 keV and development in 2.38% tetramethylammo-
nium hydroxide for 90 s were performed on the samples. The nan-
otrench pattern with width/spacing 100 nm/1 m was obtained.
To investigate the line-to-line leakage current conduction mecha-
nism of the single damascene Cu/HSQ interconnects, the resist pat-CS license or copyright; see http://www.ecsdl.org/terms_use.jsp
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100/100 nm was also prepared. The plating bath consisted of 11
mM CuSO4 and 1.6 M HF. Then, the sample was immersed into the
plating solution for 20 s at room temperature to form Cu nanowires.
Immersion copper plating is reported to be a direct redox reaction.12
Anodic and cathodic processes occurred simultaneously at the Si
surface. The Cu ions were reduced by gaining the electrons from Si.
Meanwhile, Si was oxidized to form dissoluble species in the pres-
ence of F−.
The half-cell reactions are expressed as follows12
anode
Si0 + 6F− → SiF62− + 4e− 1
cathode
Cu2+ + 2e− → Cu0 2
Finally, the resist was stripped by immersing the samples in ac-
etone for 1 min. Thermal annealing of Cu nanowires was performed
under flowing N2 at 400°C for 5 s to promote grain growth. To
measure the resistivity of Cu nanowires, the conducting Cu pad
200 nm thick was coated on one end of the Cu nanowires by
sputter deposition. The total resistance RT of Cu nanowires was
measured by an AFM CP-II, Digital Instruments operating in con-
tact mode. The detail was discussed in our previous study.10 The
resistivity  of Cu nanowires can be extracted from the plot of the
resistance vs the distance between measurement points and the con-
ducting Cu pad. Tapping mode AFM was used to measure the sur-
face roughness of Cu nanowires.
Single damascene Cu/HSQ interconnects fabricated by nanoim-
print.— The detailed process flow for single damascene Cu/HSQ
interconnects is shown in Fig. 1. The HSQ FOX 15, Dow Corning
Corporation diluted with methyl isobutyl ketone MIBK was spin-
coated on a Si wafer and prebaked at 150°C for 3 min on a hot plate
to adjust its film viscosity and hardness. The volume ratio of HSQ/
MIBK was 4/5. When the HSQ/Si substrate was prepared, the as-
deposited Cu nanowires with width/spacing 100 nm/1 m were
imprinted onto HSQ/Si by an EVG 520HE at room temperature with
an imprinting pressure of 2.2–3.3 MPa. After nanoimprinting, curing
at 350–400°C for 10–60 s was applied to the samples by rapid
thermal annealing RTA to embed the transferred Cu nanowires into
the HSQ film. From the SEM images, the optimal condition of pla-
narization was determined. The surface roughness of the Cu/HSQ
single damascene structure was obtained by tapping mode AFM.
Figure 1. Color online Process flow for fabrication of various degrees of
embedded Cu nanowires in the HSQ film.Downloaded 05 Feb 2012 to 140.114.195.186. Redistribution subject to EThe process flow to fabricate the sample used for investigating
the line-to-line leakage current conduction mechanism is shown in
Fig. 2. The parallel Cu nanowires with width/spacing 100/
100 nm were immersion-plated and annealed at 400°C for 5 s to
promote grain growth. They were then imprinted onto HSQ/Si at
room temperature with imprinting pressure of 2.2–3.3 MPa. Pre-
venting the diffusion of Cu in the HSQ film, the curing temperature
at 350°C for 10 s was chosen to form single damascene Cu/HSQ
interconnects. The four conducting Cu pads of 60  60 m2 were
deposited by a Cu lift-off process on the ends of the parallel line
with conventional optical lithography. The leakage current was mea-
sured by a semiconductor parameter analyzer HP-4156 on the
probe station. To study the temperature dependence of the line-to-
line leakage current, the hot chuck was sequentially operated at 25,
50, 100, 150, and 200°C. The dielectric constant of the HSQ film
with the above same heat and pressure cycle was monitored by
measuring the capacitance–voltage C-V characteristic of the
metal–insulator–silicon capacitor at 1 MHz with a C-V analyzer
HP-4294.
Results and Discussion
Cu nanowires formed by immersion plating by using a-Si pat-
terned with nanotrench resist.— Figure 3a shows the SEM plan
view of the Cu nanowires with width 100 nm and height
70 nm fabricated by immersion plating. It shows that the Cu
nanowires are solid and continuous. Because a large amount of sites
of low potential energy on the a-Si surface provide suitable sites for
Cu nucleation, Cu can easily nucleate on the surface of the a -Si line
and further advance into continuous Cu nanowires without voids.
The apparent grain size of Cu nanowires is 10 to 40 nm. Figure 3b
shows the SEM plan view of Cu nanowires after annealing at 400°C
for 5 s in the N2 ambient. The apparent grain size is increased
Figure 2. Color online Process flow for fabrication of parallel single dama-
scene Cu/HSQ interconnects for line-to-line leakage current conduction
mechanism.
Figure 3. The SEM plan views of a as-deposited Cu nanowires and b Cu
nanowires with annealing at 400°C for 5 s in the N ambient.2
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as-deposited Cu nanowires and Cu nanowires with annealing at
400°C for 5 s is 5.5 and 4.0 nm, respectively, obtained by tapping
mode AFM. To further investigate the resistivity of Cu nanowires,
current–voltage characteristics were measured by conductive
AFM.10 The resistivity of the as-deposited Cu nanowire is about
14.5–18.5  cm. The resistivity of Cu nanowires after annealing
at 400°C for 5 s decreased to 4.8–5.3  cm. This value is higher
than that of pure bulk Cu. It might be due to grain boundary scat-
tering, surface scattering, and contact resistance variation in
measurements.10 The values of 6.1 and 3.1  cm for comparable
width of Cu nanowires were reported by Huang et al.13 and Stein-
hogl et al.14
Fabrication of Cu/HSQ single damascene structure.— Cu nano-
wires transferred by nanoimprint.— Although the adhesion be-
tween Cu and the substrate fabricated by immersion plating is gen-
erally poor,12 it is more proper to transfer them to the low-k mate-
rial, HSQ, for fabricating interconnects. The nanoimprint process
was performed at room temperature with pressure of 2.2–3.3 MPa.
Figure 4a and b shows the SEM plan view and cross-sectional view
of the Cu nanowire with width 100 nm and height 70 nm
transferred onto the HSQ film. The whole Cu nanowires with length
of 100 m were totally transferred onto HSQ. It gives a high fidel-
ity transfer. The Cu nanowire is imprinted to the depth of 30 nm
without any discontinuity and distortion.
Cu nanowires embedded into HSQ by a simple curing process.—
Figure 5a shows the SEM perspective view of the transferred Cu
nanowire on HSQ after curing at 350°C for 10 s. It shows that the
transferred Cu nanowire is fully embedded into the HSQ film. The
embedded Cu nanowire is a continuous and solid line without dis-
tortion. The Cu/HSQ interface is distinct. It also shows that a flat
surface on Cu/HSQ is certainly obtained after the curing process.
The root-mean-square roughness of the surface is 2.4 nm. Figure 5b
shows the SEM perspective view of the Cu/HSQ after curing at
400°C for 60 s. It shows that the Cu nanowire is further embedded
into the HSQ film to the depth of 20 nm. The embedded Cu
nanowire is also continuous and solid without distortion. For aging
study, Fig. 5c shows the SEM perspective view of the sample in Fig.
5a after 5 months of storage in ambient condition. There is no sig-
nificant change in the Cu/HSQ single damascene structure. It means
that the single damascene structure fabricated by this method is
stable under ambient conditions. The as-deposited HSQ film gener-
ally has a chemical composition of HSiO3/2n with a cagelike struc-
ture. When the curing process is applied to the film, the Si–H bonds
disassociate and the cage structure transforms to a ladderlike net-
work structure.15,16 In addition, during the curing process, the MIBK
evaporates and also leaves porosity in HSQ. The free space resulting
from the transformation of the cage to a porous network structure
and from the evaporation of MIBK makes the Cu nanowires sink in
the HSQ during the curing process. Meanwhile, the dielectric con-
stant of HSQ is decreased by taking advantage of the porosity. Fig-
ure 6a and b shows C-V curves of the as-prepared HSQ and the
HSQ that underwent imprinting process and postcuring at 350°C for
Figure 4. a SEM plan view and b cross-sectional view of transferred Cu
nanowire on the HSQ film.Downloaded 05 Feb 2012 to 140.114.195.186. Redistribution subject to E10 s. They give dielectric constants of 2.6 and 2.4, respectively. As
we know, Cu diffusion degrades the dielectric material. Thus, the
deposition of the barrier layer before imprinting Cu nanowire onto
HSQ to suppress Cu diffusion will be our future work.
Figure 5. SEM perspective views of Cu/HSQ after curing at a 350°C for
10 s and b 400°C for 60 s. c SEM perspective view of the sample in a
after 5 months of storage in ambient condition.CS license or copyright; see http://www.ecsdl.org/terms_use.jsp
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connects.— To study the line-to-line leakage current conduction
mechanism of Cu/HSQ interconnects, parallel single damascene Cu/
HSQ interconnects were prepared. Figure 7 shows the SEM plan
view of Cu nanowires transferred onto the HSQ with width/spacing
100/100 nm cured at 350°C for 10 s. The probing pads were then
fabricated by optical lithography and a lift-off process. Figure 8
depicts the leakage current IL as a function of the applied electric
Figure 7. SEM plan view of parallel single damascene Cu/HSQ intercon-
nects fabricated by curing at 350°C for 10 s.
Figure 8. The plot of the leakage current IL vs applied electric field E for
single damascene Cu/HSQ interconnects.Downloaded 05 Feb 2012 to 140.114.195.186. Redistribution subject to Efield E at measuring temperatures ranging from 25 to 200°C. The
leakage current increases with the applied electric field and the mea-
suring temperature.
To investigate the conduction mechanism for the observed leak-
age current, the Schottky SC emission mechanism is used to ana-
lyze the measured data first. The current results from the Schottky
emission can be expressed as17
ln IL,SchottkyT2  = lnAA − 1kBT BS − e3E/40kSC 3
where A is the cross-sectional area, A denotes the Richardson con-
stant, kB is the Boltzmannn constant, BS is the Schottky barrier
height at the interface of Cu and HSQ, 0 is the permittivity in
vacuum, and kSC is the dielectric constant of dielectrics. From Eq. 3,
the slope of lnIL,Schottky/T2 vs E1/2 is 1/kBTe3/40kSC1/2,
which can yield the dielectric constant of the dielectric. The plot of
lnIL/T2 vs E1/2 is shown in Fig. 9. It shows that lnIL/T2 is lin-
early dependent on E1/2 at E ranging from 0 to 0.125 MV/cm and at
E ranging from 0.15 to 1 MV/cm with different slopes, respectively.
The kSC are 1.1–2.0 and 28–49 at the low and high electric field
obtained from the slopes, respectively. Obviously, they are not
proper for HSQ films. It means that the Schottky emission mecha-
nism cannot explain the leakage current of the single damascene
Cu/HSQ interconnects. The leakage current of the Cu/HSQ intercon-
nects was further examined by the Frenkel–Poole FP emission
mechanism. The leakage current results from the FP emission can be
expressed as17
Figure 6. C-V curves of a as-prepared
HSQ and b HSQ that underwent imprint-
ing process and postcuring at 350°C for
10 s.
Figure 9. The plot of lnIL/T2 vs E1/2 for single damascene Cu/HSQ inter-
connects.CS license or copyright; see http://www.ecsdl.org/terms_use.jsp
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where B is a constant, FP is the height of the trap potential well,
and kFP is the dielectric constant of dielectrics. Figure 10 plots
lnIL/E vs E1/2 for measurement temperatures ranging from 25 to
200°C. From Eq. 4, the slope of the plot is 1/kBT e3/0kFP1/2,
a positive value. However, the linear fit with a positive slope is not
found in Fig. 10. It means that the FP emission is also not respon-
sible for the leakage current of the Cu/HSQ interconnects. The Cu
penetration in porous silica shown by a cross-sectional transmission
electron microscope image of a Cu/TaN/Ta/porous silica single
damascene structure was observed by Shimoyama et al.18 The dif-
fusivity of a Cu ion in silicon dioxide is 3  10−12 cm2 s−1 at
350°C.19 By a rough estimation, the diffusion distance of Cu is
55 nm for a curing temperature of 350°C for 10 s. Due to the less
dense property of porous HSQ, the diffusivity is higher than 3
 10−12 cm2 s−1. The penetration of Cu during the curing process
degrades the Schottky interface and causes the traps in the HSQ
insulator. Thus, the Schottky emission is not observed. Furthermore,
the FP mechanism failed to fit the leakage current of the single
damascene Cu/HSQ interconnects. For our single damascene Cu/
HSQ interconnects, electrons may just hop from one trap state to
another trap state to bring about the leakage current. From the
phonon-assisted electron hopping theory,20 the current resulting
from the electrons hopping via trap states near the Fermi level can
be expressed as
IL,hopping = 2AeRkBTNEFph exp− 2	Rexp WtkBTsinh eREkBT 
5
where e is the electron charge, R is the hopping distance, NEF is
the density of states near the Fermi level, ph is the phonon fre-
quency, Wt is the trap energy, and 1/	 is the decay length of the
localized wave function. For simplicity, Eq. 5 is simplified by ap-
proximation. For a low electric field, eRE 
 kBT, sinheRE/kBT
can be approximately written as eRE/kBT. Equation 5 then becomes
ln IL,hopping = ln E + ln2Ae2R2NEFph − 2	R −
Wt
kBT
6
For a high electric field, eRE  kBT, sinheRE/kBT can be ap-
proximately written as 1/2expeRE/kBT. Equation 5 then be-
comes
Figure 10. The plot of lnIL/E vs E1/2 for single damascene Cu/HSQ inter-
connects.Downloaded 05 Feb 2012 to 140.114.195.186. Redistribution subject to Eln IL,hoppingT  = lnAeRkBNEFph − 2	R − Wt − eREkBT 7
Then, the leakage current data are analyzed at low and high electric
fields by these approximate equations, respectively. From Eq. 6,
lnIL,hopping is linearly dependent on ln E with a slope of unity.
Figure 11 shows the plot of ln IL vs ln E. At a low electric field,
Fig. 11 shows the linear relationship between ln IL and ln E with a
slope of 0.98 to 1.16. So the leakage current corresponds to the
hopping conduction mechanism at low electric field. For a further
investigation of the trap level Wt, the 1/T dependence on ln IL is
verified in Fig. 12 not all the data points are shown in the plot.
From Eq. 6, the slope of the plot is −Wt/kB, which yields the trap
level, Wt, of 0.289 eV.
At a high electric field, the probability of electrons hopping
along the field direction would be higher than that of electrons hop-
ping opposite the field direction. Therefore, the current resulting
from electrons hopping opposite to the electric field can be ne-
glected. So the last term in Eq. 7 shows this result. From Eq. 7, the
slope of lnIL,Hopping/T vs 1/T is eRE − Wt/kB denoted as mH.
Therefore, mH is linearly dependent on E, that is
Figure 11. The plot of ln IL vs ln E for single damascene Cu/HSQ inter-
connects.
Figure 12. The plot of ln IL vs 1/T for single damascene Cu/HSQ intercon-
nects at low electric field.CS license or copyright; see http://www.ecsdl.org/terms_use.jsp
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Wt − eRE
kB
8
The hopping distance R and trap level Wt can be further ex-
tracted from the slope and the intercept of the mH vs E plot, respec-
tively. Figure 13a plots lnIL/T vs 1/T for the high electric field of
0.775–1 MV/cm not all the data points are shown in the plot.
Figure 13a shows that the linear fit fits the data for various high
electric fields. It confirms that the leakage current of single dama-
scene Cu/HSQ interconnects is dominated by hopping conduction.
To further verify the dependence of E on mH, mH vs E is plotted in
Fig. 13b. mH does exhibit a linear dependence on the electric field.
From Eq. 8, the values of the hopping distance R, 4.1 Å, and the
trap level Wt, 0.284 eV, can be determined. The trap level of 0.284
eV is consistent with the value of 0.289 eV extracted at a low elec-
tric field. Therefore, the electrons hopping via trap states in the HSQ
film are responsible for the leakage current of single damascene
Cu/HSQ interconnects. When the electric field was further ramped
to 1.5 MV/cm, the electrical breakdown of the Cu/HSQ intercon-
nects was observed.
Conclusions
In this paper, a simple method for the fabrication of a Cu/HSQ
single damascene structure by a nanoimprint technique and a simple
curing process was demonstrated. Cu nanowires with width of 100
nm and height of 70 nm were fabricated by E-beam lithography and
immersion plating. The resistivity of the Cu nanowires after anneal-
ing at 400°C for 5 s was 4.8–5.3  cm. The Cu nanowires were
transferred onto the HSQ film by nanoimprinting first. Then the
single damascene Cu/HSQ interconnects were successfully obtained
by a simple postcuring process at 350°C for 10 s. Meanwhile, the
dielectric constant of the HSQ film was decreased from 2.6 to
2.4. For the aging study, there was no significant change in the
Cu/HSQ single damascene structure after 5 months of storage in an
ambient condition. Besides the single damascene structure, the
transferred Cu nanowires were further embedded to the depth of
20 nm in the HSQ film by curing at 400°C for 60 s. The line-to-
line leakage current conduction mechanism of the single damascene
Cu/HSQ interconnects was also investigated. For simplicity, the
leakage current data are analyzed at low and high electric fields,
respectively. They both show that the leakage current is dominated
by phonon-assisted hopping conduction. The hopping distance 4.1
Å and the trap level 0.287 eV are further extracted from the
leakage current data. The breakdown voltage of the Cu/HSQ inter-
connects is 1.5 MV/cm. In a future work, the diffusion barrierDownloaded 05 Feb 2012 to 140.114.195.186. Redistribution subject to Elayer will be integrated in this fabrication process. This work pro-
vided a possible candidate for an embedded structure in a future
back-end interconnection.
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